[scottmwinters]

Every Computer Engineering undergrad is rejoicing somebody just did their project for them.

[rational_indian]

This is not written in Verilog/VHDL. I doubt they will be able to pass this off as their own work.