[saboot]

Can this be used to help design math functions for FPGA designs, using VHDL or Verilog?

[pavpanchekha]

Not immediately but it would be cool to integrate this with tools like flopoco that address that more directly.