[tc4v]

cache misses are slow because of latency, not because of throughput.

[geysersam]

Isn't the point of the person you replied to that the article author wasn't able to eliminate latency because if they were they'd be constrained by throughput but they are not?

[eddd-ddde]

cache misses can absolutely screw throughput because you may need to load more cache lines