randrews9 | 3 years ago | on: Hyundai’s Ioniq 6 EV makes its US debut
randrews9's comments
randrews9 | 3 years ago | on: Hyundai’s Ioniq 6 EV makes its US debut
randrews9 | 5 years ago | on: Xilinx Opens Up Vitis HLS Tool for FPGAs
randrews9 | 5 years ago | on: Xilinx Opens Up Vitis HLS Tool for FPGAs
randrews9 | 5 years ago | on: Xilinx Opens Up Vitis HLS Tool for FPGAs
The full HLS tool that they ship does produce full verilog/vhdl, and doesn't go to the bitstream level. It would be a huge improvement if they would open-source the whole thing. I suspect they will not, however, as code generator likely has a fairly complex FPGA Fabric/Slice timing model used to schedule operations into clocks, and that is something they would probably consider proprietary. Hopefully they can strip out those bits out and release the rest.